The ADC functionality cannot be ensured if CLKADC > 1.5 MHz with ADCn.CALIB.DUTYCYC set to ‘1’.
If ADC is operated with CLKADC > 1.5 MHz, ADCn.CALIB.DUTYCYC must be set to ‘0’ (50% duty cycle).
ATtiny416 | |||||||
---|---|---|---|---|---|---|---|
Rev. A | Rev. B | ||||||
X | X | ||||||
ATtiny816 | |||||||
Rev. A | Rev. B | ||||||
X | X |