Conversion timing

A normal conversion takes 13 CLK_ADC cycles. The actual sample-and-hold takes place 2 CLK_ADC cycles after the start of a conversion. Start of conversion is initiated by writing a '1' to the STCONV bit in ADC.COMMAND. When a conversion is complete, the result is available in the Result register (ADC.RES), and the Result Ready interrupt flag is set (RESRDY in ADC.INTFLAG). The interrupt flag will be cleared when the result is read from the Result registers, or by writing a '1' to the RESRDY bit in ADC.INTFLAG.

Figure 1. ADC Timing Diagram - Single Conversion

Both sampling time and sampling length can be adjusted using Sample Delay bit field in Control D (ADC.CTRLD) and sampling Sample Length bit field in the Sample Control register (ADC.SAMPCTRL). Both of these control the ADC sampling time in number of CLK_ADC cycles. This allows sampling high-impedance sources without relaxing conversion speed. See register description for further information. Total sampling time is given by:

SampleTime=(2+SAMPDLY+SAMPLEN)fCLK_ADC
Figure 2. ADC timing Diagram - Single conversion with delays

In Free Running mode, a new conversion will be started immediately after the conversion completes, while the STCONV bit is one. The sampling rate RS in free running mode is calculated by

RS=fCLK_ADC(13+SAMPDLY+SAMPLEN)

Figure 3. ADC Timing Diagram - Free Running Conversion