PLCFG.PLDIS Added

In SAM L21B a configuration bit for disabling the automatic switching of performance levels is added. The Performance Level Disable bit in the Performance Level Configuration register (PLCFG.PLDIS) can be written to 1 to force the device to run in PL0, reducing the power consumption and the wake-up time from standby sleep mode.