This mode corresponds to legacy Timer2 operation. The timer increments with each clock input when ON = 1 and does not increment when ON = 0. When the TMRx count equals the PRx period count the timer resets on the next clock and continues counting from 0. Operation with the ON bit software controlled is illustrated in Figure 1. With PRx = 5, the counter advances until TMRx = 5, and goes to zero with the next clock.
Figure 1. Software Gate Mode Timing Diagram (MODE = 00000)
Note:
- 1.BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.