GICR – General Interrupt Control Register

When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these offset addresses.

Name:
GICR
Offset:
0x3B
Reset:
0
Access:
When addressing I/O Registers as data space the offset address is 0x5B
Bit76543210
IVSELIVCE
AccessR/WR/W
Reset00

Bit 1 – IVSEL: Interrupt Vector Select

Interrupt Vector Select

When the IVSEL bit is cleared (zero), the Interrupt Vectors are placed at the start of the Flash memory. When this bit is set (one), the Interrupt Vectors are moved to the beginning of the Boot Loader section of the Flash. The actual address of the start of the boot Flash section is determined by the BOOTSZ Fuses. Refer to the section Boot Loader Support – Read-While-Write Self-Programming for details. To avoid unintentional changes of Interrupt Vector tables, a special write procedure must be followed to change the IVSEL bit:

  1. 1.Write the Interrupt Vector Change Enable (IVCE) bit to one.
  2. 2.Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.

Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled in the cycle IVCE is set, and they remain disabled until after the instruction following the write to IVSEL. If IVSEL is not written, interrupts remain disabled for four cycles. The I-bit in the Status Register is unaffected by the automatic disabling.

Note: 1. If Interrupt Vectors are placed in the Boot Loader section and Boot Lock bit BLB02 is programmed, interrupts are disabled while executing from the Application section. If Interrupt Vectors are placed in the Application section and Boot Lock bit BLB12 is programed, interrupts are disabled while executing from the Boot Loader section. Refer to the section Boot Loader Support – Read-While-Write Self-Programming for details on Boot Lock Bits.

Bit 0 – IVCE: Interrupt Vector Change Enable

Interrupt Vector Change Enable

The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by hardware four cycles after it is written or when IVSEL is written. Setting the IVCE bit will disable interrupts, as explained in the IVSEL description above. See Code Example below.

Assembly Code Example
Move_interrupts: 
   ; Enable change of Interrupt Vectors 
   ldi r16, (1<<IVCE) 
   out GICR, r16 
   ; Move interrupts to boot Flash section 
   ldi r16, (1<<IVSEL) 
   out GICR, r16 
   ret
C Code Example
void Move_interrupts(void)
{ 
   /* Enable change of Interrupt Vectors */ 
   GICR = (1<<IVCE); 
   /* Move interrupts to boot Flash section */ 
   GICR = (1<<IVSEL);
}