Features
Generates CPU, AHB, and APB system clocks
Clock source and division factor from GCLK
Clock prescaler with 1x to 128x division
Safe run-time clock switching from GCLK
Module-level clock gating through maskable peripheral clocks
Parent topic:
MCLK – Main Clock