Interrupt Flag Register - Split Mode

The individual Status bit can be cleared by writing a ‘1’ to its bit location. This allows each bit to be set without the use of a read-modify-write operation on a single register.
Name:
INTFLAGS
Offset:
0x0B
Reset:
0x00
Access:
-
Bit76543210
LCMP2LCMP1LCMP0HUNFLUNF
AccessR/WR/WR/WR/WR/W
Reset00000

Bit 6 – LCMP2: Low byte Compare Channel 0 Interrupt Flag

Low byte Compare Channel 0 Interrupt Flag

See LCMP0 flag description.

Bit 5 – LCMP1: Low byte Compare Channel 0 Interrupt Flag

Low byte Compare Channel 0 Interrupt Flag

See LCMP0 flag description.

Bit 4 – LCMP0: Low byte Compare Channel 0 Interrupt Flag

Low byte Compare Channel 0 Interrupt Flag

The Compare Interrupt flag (LCMPn) is set on a compare match on the corresponding compare channel.

For all modes of operation, the LCMPn flag will be set when a compare match occurs between the Low Byte Count register (TCAn.LCNT) and the corresponding compare register (TCAn.LCMPn). The LCMPn flag will not be cleared automatically and has to be cleared by software. This is done by writing a ‘1’ to its bit location.

Bit 1 – HUNF: High byte Underflow Interrupt Flag

High byte Underflow Interrupt Flag

This flag is set on a high byte timer BOTTOM (underflow) condition. HUNF is not automatically cleared and needs to be cleared by software. This is done by writing a ‘1’ to its bit location.

Bit 0 – LUNF: Low byte Underflow Interrupt Flag

Low byte Underflow Interrupt Flag

This flag is set on a low byte timer BOTTOM (underflow) condition. LUNF is not automatically cleared and needs to be cleared by software. This is done by writing a ‘1’ to its bit location.