Timer/Counter0,
Input Capture Interrupt Enable
When this bit is
written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter0 Input Capture interrupt is enabled. The corresponding
Interrupt Vector is executed when the ICF0 Flag, located in TIFR0, is
set.
Timer/Counter0,
Output Compare B Match Interrupt Enable
When this bit is
written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter 0 Output Compare B Match interrupt is enabled. The
corresponding Interrupt Vector is executed when the OCF0B Flag, located in TIFR0, is
set.
Timer/Counter0,
Output Compare A Match Interrupt Enable
When this bit is
written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter0 Output Compare A Match interrupt is enabled. The
corresponding Interrupt Vector is executed when the OCF0A Flag, located in TIFR0, is
set.
Timer/Counter0,
Overflow Interrupt Enable
When this bit is
written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Counter0 Overflow interrupt is enabled. The corresponding
Interrupt Vector is executed when the TOV0 Flag, located in TIFR0, is
set.