A power-on-reset (POR) is generated by an on-chip detection circuit. The POR is activated when the VDD rises until it reach the POR treshold voltage. The POR is always enabled and will also detect when the VDD falls below the treshold voltage.
All logic is reset on POR and registers that are loaded with fuse values will be reloaded during the reset sequence.