The internal data SRAM access is performed in two clkCPU cycles as described in the following Figure.